Resource
Jitter reduction circuits to reduce the bit-error rate of high-speed serializer-deserializer (SERDES) circuits
PDF
PDF format is widely accepted and good for printing.
PDF-1(2.68 MB)

Citation & Export
Hide

Simple citation

Venkatanarayanan, Hari Vijay. Jitter reduction circuits to reduce the bit-error rate of high-speed serializer-deserializer (SERDES) circuits. Retrieved from https://doi.org/doi:10.7282/T3833SDN

Export

Statistics
Hide

Version 8.3.13
Rutgers University Libraries - Copyright ©2021