TY - JOUR TI - An efficient architecture for detection of multiple bit upsets in processor register files DO - https://doi.org/doi:10.7282/T3DB8221 PY - 2009 KW - Electrical and Computer Engineering KW - Fault-tolerant computing LA - eng ER -