Staff View
Synergistic Data Placement for GPU On-chip Memory

Descriptive

Language
LanguageTerm (authority = ISO 639-3:2007); (type = text)
English
Genre (authority = RULIB-FS)
Other
Genre (authority = marcgt)
technical report
PhysicalDescription
InternetMediaType
application/pdf
Extent
13 p.
Note (type = special display note)
Technical report DCS-TR-717
Name (type = corporate); (authority = RutgersOrg-School)
NamePart
School of Arts and Sciences (SAS) (New Brunswick)
Name (type = corporate); (authority = RutgersOrg-Department)
NamePart
Computer Science (New Brunswick)
TypeOfResource
Text
Name (type = personal)
NamePart (type = family)
Hayes
NamePart (type = given)
Ari
Affiliation
Computer Science (New Brunswick)
Role
RoleTerm (type = text); (authority = marcrt)
author
Name (type = personal)
NamePart (type = family)
Li
NamePart (type = given)
Lingda
Affiliation
Computer Science (New Brunswick)
Role
RoleTerm (type = text); (authority = marcrt)
author
Name (type = personal)
NamePart (type = family)
Zhang
NamePart (type = given)
Eddy Z.
Affiliation
Computer Science (New Brunswick)
Role
RoleTerm (type = text); (authority = marcrt)
author
TitleInfo
Title
Synergistic Data Placement for GPU On-chip Memory
Abstract (type = abstract)
General purpose GPU architecture has various types of on-chip memory: registers, software-managed cache, and hardware-managed cache. These on-chip memory resources are powerful yet difficult to maneuver. Each type of on-chip memory has its advantages/disadvantages, making it suitable for different types of data. Further, the on-chip memory contention at different levels affects hardware concurrency that can be achieved on GPU. Unlike CPU architecture, on which on-chip memory allocation is performed under a fixed resource bound, GPU on-chip memory resource bound is a variable because of its relationship with the adjustable hardware concurrency. In this paper, we look at the data values that are analyzable at compile-time for placement in registers, softwaremanaged cache and hardware-managed cache. We propose an unified data placement strategy applicable to every type of on-chip memory, and yet flexible enough to maximize synergy among different types of on-chip memory
OriginInfo
DateCreated (encoding = w3cdtf); (qualifier = exact); (keyDate = yes)
2015-08
RelatedItem (type = host)
TitleInfo
Title
Computer Science (New Brunswick)
Identifier (type = local)
rucore21032500001
Location
PhysicalLocation (authority = marcorg); (displayLabel = Rutgers, The State University of New Jersey)
NjNbRU
Identifier (type = doi)
doi:10.7282/T3B27ZVB
Back to the top

Rights

RightsDeclaration (AUTHORITY = rightsstatements.org); (TYPE = IN COPYRIGHT); (ID = http://rightsstatements.org/vocab/InC/1.0/)
This Item is protected by copyright and/or related rights.You are free to use this Item in any way that is permitted by the copyright and related rights legislation that applies to your use.For other uses you need to obtain permission from the rights-holder(s).
Copyright
Status
Copyright protected
Availability
Status
Open
Reason
Permission or license
Back to the top

Technical

RULTechMD (ID = TECHNICAL1)
ContentModel
Document
CreatingApplication
Version
1.5
ApplicationName
pdfTeX-1.40.14
DateCreated (point = end); (encoding = w3cdtf); (qualifier = exact)
2015-03-26T00:19:16
DateCreated (point = end); (encoding = w3cdtf); (qualifier = exact)
2015-03-26T00:19:16
Back to the top
Version 8.3.10
Rutgers University Libraries - Copyright ©2019